

Appl. No. 10/668,902
Examiner: KEBEDE, BROOK, Art Unit 2823
In response to the Office Action dated July 25, 2005

Date: October 25, 2005
Attorney Docket No. 10110682

ABSTRACT

A split gate flash memory cell. The memory cell includes a substrate, a conductive ~~[[stud]]~~ line, source/drain regions, an insulating layer, a conductive spacer, an insulating stud, a first conductive layer, and a first insulating spacer. The conductive ~~[[stud]]~~ line is disposed in ~~the~~ a lower portion of the trench of the substrate. The source region is formed in the substrate adjacent to ~~the upper~~ an upper portion of the conductive ~~[[stud]]~~ line having the insulating layer thereon. The conductive spacer is disposed on the upper sidewall of the trench serving as a floating gate. The insulating stud is disposed on the insulating layer. The first conductive layer is disposed over the substrate ~~of the outside~~ adjacent to the conductive spacer serving as a control gate. The first insulating spacer is disposed on the sidewall of the insulating stud to cover the first conductive layer. The drain region is formed in the substrate ~~of the outside~~ adjacent to the first conductive layer.